© 2019 BY ULYSSIX TECHNOLOGIES, INC.

7470 New Technology Way, Suite B  |  Frederick, MD 21703

301. 846. 4800  |  telemetry@ulyssix.com

 

GryphonPCM™ Series

Multiple Bit Synchronizers w/ Frame Synchronizers, Decommutator, and IRIG Time Code Reader

 

The GryphonPCM™ Multiple Bit Synchronizer/Frame Synchronizer System is a fully integrated chassis solution that may be configured for two to four bit synchronizers and frame synchronizers with an internal IRIG time code reader. The GryphonPCM™ system utilizes the Ulyssix Tarsus3-02™ Dual Bit Synchronizer/Frame Synchronizer w/ IRIG time code reader product which is a state-of-the-art Digital Signal Processing (DSP) based PCM processor. The chassis is a 2U rackmount system containing dual capacitive touch screen displays with the most advanced single board computer currently available on the market.

 

The GryphonPCM™ gives the ability to archive frame synced data from each channel in Ulyssix TAD format or optional Chapter 10. The internal IRIG time code reader time stamps the archived data at the beginning of each minor frame for enhanced post-processing analysis.  The GryphonPCM can optionally broadcast PCM data via Chapter 10 UDP or TMoIP.

 

The GryphonPCM™ system is controlled via the dual capacitive touchscreens or through ethernet connection to a host computer. The GryphonPCM™ displays allows for easy viewing of the bit sync lock, eye pattern, bit rate indicators for the bit syncs; frame lock and subframe lock indicators for the frame syncs; and four meters or one strip chart for decom parametes per touch screen.

 

Full diagnostic software is also included for both the bit sync and frame sync. Each frame synchronizer has a full synchronized frame dump display for quick viewing of all the data bits in the frame.

As with all the Ulyssix™ products, all Field Programmable Gate Array (FPGA) firmware upgrades to the internal Tarsus3-02 are done via the GryphonPCM™ software interface via the USB port. 

Bit Synchronizer Features

  • Full Bit Sync design using all DSP filter algorithms in FPGA technology for maximum performance capability.

  • Accepts IRIG PCM code types including: NRZ-L/M/S, RNRZ-L, RZ, Bi-P L/M/S, DM-M/S

  • Less than 1 dB theoretical bit sync BER performance

  • Internal IRIG time code reader for time codes A, B, and G

  • Bit Sync programmable input rates from 1 bps up to 40 Mbps for NRZ-L/M/S, RNRZ-L, RZ and 1 bps to 16 Mbps for other code types

  • Second PCM encoder output has external selectable input for use with decryptor interfaces

Frame Synchronizer & System Features

  • Supports all IRIG Class II 16 to 33 bit frame synchronizer patterns

  • User programmable sync search/check/lock output display strategies

  • Minor frame lengths up to 16,777,216 bits with up to 1024 subframes

  • Programmable number of frame sync bit slips and allowable sync bit errors

  • User friendly setup using dual capacitive touch screen displays or through Ethernet connection to computer running Windows GUI package

  • Fully integrated 2U rackmount chassis solution including dual capacitive touch screen displays