Tarsus4-PCle

40 Mbps PCM Processor - Single or Dual Version

Form / Fit / Function Upgrade to the Ulyssix Tarsus3-PCIe



Bit Sync / Frame Sync / PCM Decommutator / GPS or Direct IRIG Time Code Reader / PCM Simulator / Bit Error Rate Tester (BERT)



Where Technology Soars
A Woman-Owned Small Business
www.ulyssix.com

Tarsus4-PCle

Ulyssix's 4th generation PCM processor, the Tarsus4, advances Ulyssix's PCM processing capability by utilizing the PCle form factor to integrate a single or dual PCM bit sync/frame sync/decommutator/simulator/GPS Receiver/IRIG time code reader in the same housing with other test and measurement instrumentation (i.e., frame grabber, signal conditioning, spectrum analyzers, etc.). The Tarsus4 can be setup and controlled using the Ulyssix ALTAIR software or custom software easily written using Ulyssix supplied drivers and .dll.

ULYSSIX ALTAIR Software Suite

Including:

Tarsus4 setup
Real-Time Data Acquisition
with Graphical Monitoring
Extensive Math Capability
Fully designed and supported at
Ulyssix in USA

Optional:

IRIG CH10 Recorder/Playback
UDP Frame and Parameter
Broadcasting
UART PCM Output
LQ Tester/BERT Function
IRIG Ch7 Ethernet Packet
Receiver

Bit Synchronizer


Designed using all DSP filter algorithms in FPGA technology for maximum performance capability

Accepts all IRIG 106 PCM code types

Bit Sync programmable input rates from 1 bps to 40 Mbps

Less than 1 dB to theoretical bit sync BER performance

All IRIG 106 codetypes are selectable for PCM output



Frame Synchronizer

Supports PCM streams from 1 bps up to 50 Mbps

Supports up to 1024 minor frames per major frame and 16 Mb per minor frame

Frame Sync Archive capability

Advanced algorithm to allow for varying frame sizes

Decommutator

Supports all IRIG Class II decommutator features with variable word length from 3 - 64 bits, format switching, parameter concatenation and asynchronous embedded formats

High speed data transfer of user word selected channels to the PCI bus for disk storage and playback

Two on card DACs for word analog output

Full parameter math processing

Available with two different user friendly Windows GUI based software suites for full setup of format frame, word selection, channel display capability, and optional client/ server capability

Tarsus4-PCle

The Tarsus4 PCM Processor board is powered by the latest Intel Cyclone 10 GX FPGAs with the firmware being user reconfigurable using Ulyssix supplied FlashBurn software with user upgrade capability under maintenance contract. The Tarsus4 is the mothercard to mount the optional Bald Eagle RF daughter card which includes dual receiver with diversity combiner capability, with optional transmitter/frequency converter capability allowing the user to have a complete RF to bits with real-time and post analysis PCM decommutator system in a single board set.



GPS or Direct IRIG Time Code Reader

Internal GPS receiver for IRIG time reception or separate analog path onto card

Supports GPS Antenna (via SMA connector), DC level, or AM modulation input

Supports AM Modulated - IRIG A, B, G & NASA-36 and DC Input - IRIG-B DC LS/TTL

Used for both IRIG time display and/or minor frame time tag header information

PCM Simulator

Programmable PCM streams from 1 bps up to 40 Mbps

Ulyssix .tad frame sync file and Chapter 10 Archive playback capability

Fixed major frame simulator utilizing defined waveform & tabular data to output

Forward Error Corrected output capable

Selectable output code type

TTL and RS-422 output capability

Diagnostics

Diagnostic feature used to aid Ulyssix in troubleshooting FPGA firmware internal control register configuration from user setup configuration

Retrieval popup form in ALTAIR software suite outputs diagnostic file for transfer to Ulyssix for quick system analysis for card configuration errors, setup errors, or actual hardware failures

Tarsus4 Specifications

Bit Synchronizer Input Specifications		DAC Output Specification Number of Channels 4	
Input Data Rate	Bit Sync programmable input tunable rates from 1 bps to 40 Mbps for NRZ-L/M/S, RNRZ-L and 1 bps to 20 Mbps for Bi-Ф L/M/S	Output Level	1 Vpp to 5 Vpp, selectable in 0.1 Vpp steps, ± 2.5 offset in 0.1 VDC steps
Input Source	2 independent inputs (1 single ended BNC, 1 differential Twinax)	Time Code Reader Specifications	
Input Impedance	Hi-Z/75Ω/50Ω, single ended input, software selectable	IRIG Codetypes	AM Modulated - IRIG A, B, G & NASA-36 DC Input - IRIG-B DC LS/TTL
Maximum Safe Input	± 35 VDC	On Card Data Storage - 1	Optional
Input Signal Level	30 mVp-p to 5 Vp-p	Storage Amount	Up to 32 GB archived data stored in 32-bit pack
DC Input Level	+/- 5 VDC		format
Input PCM Codetypes Modes	NRZ-L/M/S, RNRZ-L, RZ, Bi-Φ L/M/S, program selectable (consult factory for other codetypes)	Data Retrieval	Through supplied software suite or user general software using Ulyssix data software driver
Derandomizer Input	RNRZ-11/15, forward/reverse, program selectable	Tarsus4 Diagnostics	
Input Polarity	Normal, inverted or auto selectable using frame sync correlator	Version Control	All current software, firmware, and driver version numbers stored for easy retrieval
Bit Synchronizer Data Specifications		Latest Setup	Current card setup configuration is stored for
Loop Bandwidth	0.01% to 3.0%, to the programmed bit rate	Diagnostic Download	verification of proper setup Direct download to file for transfer to Ulyssix for
Capture Range	+/-3 times of the programmed loop bandwidth	Piagnostic Download	evaluation and recommendations
Data Tracking Range	+/-5 times of the programmed loop bandwidth	Physical Specifications	
Sync Acquisition	less than 200 bits, typically 100 bits max	Mechanical Dimensions	PCIe 3U form factor, 100 mm height, 160 mm
Bit Error Probability	Less than 1 dB to theoretical bit sync BER performance for bit rates up to 25 Mbps, less than 2 dB to theoretical from 25 Mbps to 33		length, 28 mm width (not including mounting or edge connectors), PCIe short card configuration
PCM Encoder Output	Mbps, less than 2.7 dB to theoretical to 40 Mbps TTL and RS-422 Level driven	Interface Connectors	MDM-51 connector to individual BNC breakout cables (other configurations, consult factory)
PCM Encoder Code Types	NRZ-L/M/S, RNRZ-L, RZ, Bi-Φ L/M/S or RNRZ 11/15, program selectable	Manufacturing	The design utilizes Surface Mount Technology (SMT), manufactured with robotic assembly techniques to IPC-610B Class 2 manufacturing
Clock Output	0°, 90°, 180°, 270°		standards
Fuere - 0, 11 - 10 10 10 - 10 - 10	+-+ O	Temperature Range	Operating: 0°C to 70°C Storage: -20°C to 85°C
Frame Sync/Decommu	·	Chassis Slots per Card	Two (2) Slots
Input Data Rate Input Signals	Up to 50 Mbps TTL Level single ended, RS-422 differential or direct from Bit Sync section of the PCM Processor, NRZ-L and clock	Power Consumption:	Less than 25 Watts total, for all supplies +3.3V 3.5 Amps +12V 0.8 Amps
Word Lengths	3 to 64 bits variable from channel to channel	Ordering Options	
Minor Frame Length	3 to 16,777,216 bits	Tarsus4-PCle-01	PCM Processor Card 40 Mbps Bit Sync, Frame
Major Frame Length	1 to 1024 minor frames per major frame		Sync, Decom, IRIG Time Code Reader and PCM Simulator with Tarsus PCM Software Application
PCM bit word order	MSB or LSB, word by word basis, program selectable	Tarsus4-PCle-02Dual	40 Mbps Dual Bit Sync, Dual Frame Sync, Dual Decommutator, IRIG Time Code Reader, and PC
Frame Sync Pattern	16 to 64 bits		Simulator with ALTAIR PCM Software Application
Frame Sync Location	Leading the minor frame	Bald Eagle RF4	Dual Receiver with Diversity Combiner C/S/Upp L/Lower-L/P-Band daughter card mounted to t
Frame Sync Strategy	Search-Check-Lock, programmable counts per step	Dold Foods DEA TV	Tarsus4 card. (see Bald Eagle RF for details)
Subframe Sync	FCC or SFID	Bald Eagle RF4-TX	Dual Receiver with Diversity Combiner C/S/Upp L/Lower-L/P-Band with All Band RF transmitte RF modulator/frequency converter daughter ca
Sync Error Tolerance	0 to 8 bits, program selectable		
Bit Slip Window	0 to 9999 bits, program selectable		mounted to the Tarsus4card. (see Bald Eagle Ribrochure for details)
Data Polarity	Normal or inverted on a channel by channel basis	ULX-OPT-UART	Upgrade to add 4 UART RS-232 channel output
Asynchronously Embedded Formats	Supports up to 8 asynchronous embedded formats with 5 levels deep based on computer CPU capability	ULX-OPT-CH7/CH10	Receive Chapter 7 Ethernet packets and proces the Chapter 10 PCM packets within the Chapter transmission. This option also allows the user t
Bit Concatenation/Fragmented- Words	Software decommutator can combine individual bits from separate PCM words		record the IRIG Chapter 10 format and playback through the archive simulator plus UDP Etherne transmission and reception in Chapter 10 packet
PCM Simulator Specific	ations	ULX-OPT-CH10	Chapter 10 recording and reproducer for both Chapter 10 disk files and UDP-CH10-Ethernet
Output Data Rate	1 bps to 40 Mbps for NRZ-x, RNRZ-L, or 20 Mbps for all others	ULX-OPT-LQTESTER	packets BERT Tester Option for Time Latency Measure-
Output PCM Codetypes	NRZ-L/M/S, RNRZ-L 11/15, RZ, Bi-Φ L/M/S, RNRZ 11/15/, forward/reverse, program selectable	ULX-OPT-UDP PARAM/FRAME	ments and Bit Error Tester of PCM Data Stream UDP Frame and/or decom parameter mulitcast or unicast broadcast for external Altair software
Output Signal Levels	Data and Clock, TTL, and RS422 level driven	BROADCAST	networking or external data transfer
Data Words	Fixed or math functions (sine wave, triangle, square wave, sawtooth, counter) with programmable sample rate		