Gryphon PCM

Complete Rackmount 40 Mbps Dual/Quad PCM Prosessing System



Dual or Quad Bit Sync/Frame Sync/PCM Decommutator /Frame Archiver/IRIG Time Code Reader/PCM Baseband Simulator with Optional Dual Chapter 10 Storage/Ethernet Transmission/BERT/TMoIP



Where Technology Soars
A Woman-Owned Small Business
www.ulyssix.com

P

Gryphon PCM

Ulyssix's Gryphon PCM 2U rackmount is a complete baseband, ground-based telemetry system. The Gryphon PCM system uses the combined power of Ulyssix's latest PCM Processing card with an INTEL based Windows IOT processor board with full computer processing power and solid state recording capability. The full functionality of the Ulyssix solution gives the user complete baseband data acquisition with data processing in this single solution. The Gryphon PCM is set up and controlled by dual high-resolution color HDMI touchscreen displays for complete flexibility using the front panel touchscreen interface.

Gryphon PCM 2U Dual or Quad Bit/ Frame Sync System



Input	Input RX	LoopBW	0.1	Men
Code Type	RNRZ(11)-F	AGC Freeze		Rx
Bit Rate	20 Mbps	Auto Polarity	Off	FS
Impedance	75 Ohms	Polarity	Normal	
BS Status	BS Rate			
Lock	20000000.0			

rame Sync	1 Setup			- Menu
Bits per MF	256	Sync Errors	o	Wiellu
FS Pattern Bits	32	Bit Slips	0	SubFS
FS Pattern	fe6b2840	Burst Mode	Off	BS
FS Mask	o	Data In Search	Off	
Number MF	64			Sim
Frame Lock	SFID Lock	SFID	Bit Slips	
Lock	Lock	48	0	

Bit Synchronizer

Designed using all DSP filter algorithms in FPGA technology for maximum performance capability

Accepts all IRIG 106 PCM code types

Bit Sync programmable input rates from 1 bps to 40 Mbps

Less than 1 dB to theoretical bit sync BER performance

Integrated graphic eye pattern display for complete lock indication

Frame Synchronizer

Supports PCM streams from 1 bps up to 50 Mbps

Supports up to 1024 minor frames per major frame and 16 M bits per minor frame

Frame Sync Archive capability

Advanced algorithm to allow for varying frame sizes

Input either from bit sync or external clock and data

Storage & Diagnostics

Diagnostic feature used to aid Ulyssix in troubleshooting FPGA firmware internal control register configuration from user setup configuration

Retrieval popup form in GRYPHON software suites outputs diagnostic file for transfer to Ulyssix for quick system analysis for card configuration errors, setup errors or actual hardware failures

ArriaV

Gryphon PCM

The Gryphon PCM PCM processor board is powered by the latest INTEL/ALTERA

ArriaV GZ and Cyclone III FPGA's. The firmware is user reconfigurable using the Gryphon PCM


software suite with user upgradable capability when under maintenance contract. Using optional Chapter 10 Ethernet or UDP Parameter/Broadcast software, the Gryphon PCM system can be used for remote monitoring of time tagged frame lock PCM data.

Gryphon PCM Features:

Features Included:
Dual/Quad Multi-Mode
Receivers
Dual/Quad PCM Baseband
IRIG Time Code Reader
PCM Simulator Setup

Optional Features:

RF Modulating Generator
IRIG CH10 Recorder/Playback
UDP Frame and Parameter
Broadcasting
Internal BERT Operation
Dual Decommutator
Viterbi Decoder
TMoIP





The rear panel is fully configurable to meet each users I/O signal requirements.

IRIG Time Code Reader

IRIG Time interpolated to 1 usec resolution

Supports DC Level IRIG-B and AM Modulated IRIG A, B, G & NASA-36

Used for both IRIG time display and/or minor frame time tag header information

PCM Simulator

Programmable PCM streams from 1 bps up to 40 Mbps

Ulyssix .tad frame sync file and Chapter 10 Archive playback capability

Fixed major frame simulator utilizing defined waveform & tabular data to output

Convolutional Encoder output capable for Viterbi Simulator

Selectable output code type

TTL and RS422 output capability

PCM Decommutator with Optional BERT

Supports all IRIG Class II decommutator features with variable word length from 3 - 64 bits, format switching, parameter concatenation and asynchronous embedded formats

High speed data transfer of user word selected channels to the PCI bus for disk storage and playback

Two on card DACs for word analog output

Full parameter math processing

Optional BERT tester capability which allows the Gryphon PCM to be a full telemetry checkout station with user selectable BERT data formats from PN11/PN15 to any format the user wants to specify via the PCM Simulator setup form.

Where Technology Soars

Gryphon PCM PCM Processor Specifications*

Bit Synchronizer Input Specifications		PCM Simulator Specifications		
Input Data Rate	Bit Sync programmable input tunable rates from 1 bps to 40 Mbps for NRZ-L/M/S, RNRZ-L, and 1 bps to 20 Mbps for Bi-Φ L/M/S	Output Data Rate	1 bps to 40 Mbps for NRZ-x, RNRZ-L, or 20 Mbp for all others	
Input Source	2 independent inputs (1 single ended BNC, 1 differential Twinax)	Output PCM Codetypes	NRZ-L/M/S, RNRZ-L 11/15, RZ, Bi-Φ L/M/S, RNRZ 11/15/, forward/reverse, program selectable	
Input Impedance	Hi-Z/75Ω/50Ω, single ended input, software selectable, BNC input, 120 ohms Differential	Output Signal Levels	Data and Clock, TTL, and RS422 level driven	
Maximum Safe Input	± 35 VDC	Word Lengths	3 to 64 bits, variable length	
nput Signal Level	30 mVp-p to 5 Vp-p	Frame Length	Same as decommutator specs	
DC Input Level	+/- 5 VDC	Data Words	Fixed or math functions (sine wave, triangle, square wave, sawtooth, counter) with programmable sample rate	
nput PCM Codetypes Modes	NRZ-L/M/S, RNRZ-L, RZ, Bi-Φ L/M/S, program selectable (consult factory for other codetypes)			
Derandomizer Input	RNRZ-11/15, forward/reverse, program	Time Code Reader Spec	ifications	
	selectable	IRIG Codetypes	DC Level IRIG-B and AM Modulated IRIG A, B, G, & NASA-36	
nput Polarity	Normal, inverted, or auto selectable using frame sync correlator	Gryphon PCM Diagnostics		
	•	Version Control	All current software, firmware and driver version	
Bit Synchronizer Data S	Specifications	version control	numbers stored for easy retrieval	
Loop Bandwidth	0.01% to 3.0%, to the programmed bit rate	Latest Setup	Current card setup configuration is stored for	
Capture Range	+/-3 times of the programmed loop bandwidth		verification of proper setup	
Data Tracking Range	+/-5 times of the programmed loop bandwidth	Diagnostic Download	Direct download to file for transfer to Ulyssix fo	
Sync Acquisition	Less than 200 bits, typically 100 bits max		evaluation and recommendations	
Bit Error Probability	Less than 1 dB to theoretical bit sync BER per-	Physical Specifications		
	formance for bit rates up to 25 Mbps, less than 2 dB to theoretical from 25 Mbps to 40 Mbps	Dimensions	2U 19" rackmount chassis with 100V-240V AC input capability	
Bity Sync Output	TTL and RS422 Level driven	Interface Connectors	Baseband PCM inputs and outputs through sir	
Bit Sync Code Types	NRZ-L/M/S, RNRZ-L, RZ, Bi-Φ L/M/S, or RNRZ 11/15, program selectable		ended 75 ohm BNC rackmount connectors & Differential Twinax	
Clock Output	0°, 90°, 180°, 270°	Manufacturing	The design utilizes Surface Mount Technology (SMT), manufactured with robotic assembly techniques to IPC-610B Class 2 manufacturing standards	
Frame Sync/Optional D	ecommutator Specifications	Temperature Range	Operating: 0°C to 50°C	
nput Data Rate	Up to 50 Mbps	remperature hange	Storage: -20°C to 60°C	
nput Signals	TTL Level single ended, RS-422 differential or	Power Consumption	Less than 300 Watts	
	direct from Bit Sync section of the PCM Processor, NRZ-L and clock	Ordering Options		
Word Lengths	3 to 64 bits variable from channel to channel	Gryphon-PCM-Dual or -Quad	2U rackmount PCM Processing capability, IRIG	
Minor Frame Length	3 to 16,777,216 bits		Time Code Reader, PCM Simulation and BERT	
Major Frame Length	1 to 1024 minor frames per major frame		Tester Option for Bit Error Tester of RF and PC Data Stream	
PCM bit word order	MSB or LSB, word by word basis, program selectable	ULX-OPT-CH10	Chapter 10 recording and reproducer for both Chapter 10 disk files and UDP-CH10-Ethernet	
Frame Sync Pattern	16 to 64 bits		packets	
Frame Sync Location	Leading the minor frame	ULX-OPT Dual Decom	Optional Word Selector with Graphic Displays	
Frame Sync Strategy	Search-Check-Lock, programmable counts per step	ULX-OPT-IRIGTIMEOUT	Individual Decom Parameter Procession Optional IRIG Time output from .tad archive file	
Subframe Sync	FCC or SFID		playback	
Sync Error Tolerance	0 to 8 bits, program selectable	ULX-OPT-LQTESTER	BERT Tester Option for Time Latency	
Bit Slip Window	0 to 9999 bits, program selectable		Measurements and Bit Error Tester of PCM Dat Stream	
Data Polarity	Normal or inverted on a channel by channel basis	ULX-OPT-RTSIM	Optional real-time simulator parameter variability. Used to change parameters while	
Asynchronously Embedded Formats	Supports up 8 asynchronous embedded formats based on computer CPU capability	ULX-OPT-TMoIP	running simulator ALTAIR Software Upgrade for telemetry over IP	
Bit Concatenation/Fragmented Words	Software decommutator can combine individual bits from separate PCM words			
DAC Output Specifications		ULX-OPT-UDP PARAM/FRAME BROADCAST	UDP Frame and/or decom parameter multicas or unicast broadcast for external ALTAIR softw networking or external data transfer	

ULX-OPT-Viterbi

1 Vpp to 5 Vpp, selectable in 0.1 Vpp steps, \pm

2.5V offset in 0.1 VDC steps

Number of Channels

Output Level

networking or external data transfer

Viterbi decoding solution